Telink white logo with Telink word in small size

We noticed you are using Internet Explorer.

We recommend updating to Microsoft Edge to receive the best experience of our website.

Click here to download the Microsoft Edge Browser.

Telink white logo with Telink word
Rotate your device top arrow


Rotate your device bottom arrow
Preloader image
Telink white logo with Telink word in small size

Senior CAD / Methodology / DFT Implementation Engineer

City: Shanghai

Team: Engineering

Job requirements:


In the role of Senior CAD / Methodology Engineer focused on DFT implementation you will be responsible for developing methods for executing DFT, and work to automate the flow through scripting and programming. You will work with digital design and backend teams to roll out these flows for complex SoC chips, and work with ATE team and QA team to improve the yield.

Minimum Qualifications:

  • 5+ years of experience with methodology and flow implementation for large ASIC chips.
  • 3+ years of experience with industry standard DFT tools from Synopsys, Mentor, and Cadence.
  • Expert at scripting using Perl, TCL or other scripting/programming languages.
  • Experience with AC/DC scan insertion, MBIST and JTAG.
  • Ability to work independently.
  • Good communications skills.
  • Education: BSEE required.

Preferred Qualifications:

  • Knowledge of Cadence DFT flow.
  • Expertise of low power flow is a plus.
  • Expertise in Formality/Conformal is a plus.
  • Expertise in RTL/post netlist simulation is a plus.
  • MSEE preferred.

Join Us

Something went wrong

Your message has been successfully sent